Novel Insight into the Output Current Ripple for Multilevel and Multiphase Converter Topologies by Christe, Alexandre & Dujic, Drazen
Novel Insight into the Output Current Ripple for
Multilevel and Multiphase Converter Topologies
Alexandre Christe and Drazen Dujic
Power Electronics Laboratory – PEL
École Polytechnique Fédérale de Lausanne – EPFL
Station 11, CH-1015 Lausanne
alexandre.christe@epfl.ch, drazen.dujic@epfl.ch
Abstract—When it comes to the computation / estimation of the
switching losses in a multilevel converter, it is crucial to know the
instantaneous value of the output current. If the average output
current value is used instead, there is a non negligible error when
the quality of the output current waveform is low. This paper
addresses this issue with a generic and versatile fast numerical
method for phase-disposition PWM that produces the exact
switching pattern, hence the exact inductor flux, without having
to run time-domain switched simulation(s), as the calculations
are performed for the minimal set of points required to fully
determine the inductor flux ripple at the switching instants.
I. INTRODUCTION
A semi-numerical method has been proposed in [1] for
the fast estimation of submodule losses for a DC/AC mod-
ular multilevel converter (MMC) using the concept of vir-
tual submodule (VSM). In that work, the need for detailed
and time consuming switched model simulations is avoided
by adopting an analytical average model that captures the
low order harmonics in the branch capacitor voltage, branch
current and branch modulation index. Two main hypotheses
were necessary: (i) the branch current ripple is neglected and
(ii) the capacitor voltage spread within a branch is replaced
with its average. Such a model is sufficient to estimate the
average semiconductor losses in the case of an MMC, where
conduction losses are predominant, due to the low submodule
switching frequency. The reported time gain was considerable,
allowing for the comparison of multiple control methods and
power semiconductor devices in a very short time. In contrast
to an MMC, conventional multi-level and -phase topologies
have much smaller capacitor voltage ripples, if we assume
a tight control of the intermediate capacitor voltages. This
means the sensitivity to voltage variations is reduced. In this
paper, the VSM concept is adapted to conventional multilevel
converters and augmented with a fast and versatile numerical
method for modeling the instantaneous output current ripple
at the switching instants. The improvement offered by the
proposed method is shown in Fig. 1. The original VSM method
was considering the average fundamental flux / current (
marks), while the proposed method reconstructs the instan-
taneous output flux / current ( marks). Depending on the
converter’s switching frequency and its output inductor value,
there could be a significant difference between these two sets
of values, which would translate into notable discrepancies in
the semiconductor switching losses estimation.
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Figure 1: Fraction of a fundamental period for Nlvl = 2, p = 30,M = 0.95
and nph = 3. In the bottom plot, marks indicate the switched output flux
taken from the average for the VSM method, while marks indicate the
exact switched output flux with the proposed method.
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Figure 2: Multi-level and -phase generalization of the problem for the phase
i. L represents either the output inductor or the leakage inductance of the
output transformer. The common mode voltage is defined as vCM = vNO =∑
i viO
/
nph (containing high order harmonics and eventually some low
order harmonics, in case the DC bus utilization is extended).
Several works have been published on the peak-to-peak and
envelope of the output current ripple for three-phase [2], [3]
and multi-phase converters [4]. Except for the mathematical
exercise, it is unclear how this information can be useful in
the converter design phase. The peak output current coincides
with all switching events only for the case of multilevel
single-phase converters. This can be observed in Fig. 1, as
the output flux / current changes its slope with switching
events in any phase. For multiphase converters, no closed-form
analytical solution has been reported, so a numerical method
that accurately determines the ripple current value at the phase
switching instants is proposed. Phase-disposition PWM (PD-
PWM) is considered throughout the paper, even though other
level-shifted modulation methods could be accounted for as
well, at the expense of small adaptations. The generalized
representation for one phase of a multi-level and -phase
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Figure 3: Extended VSM concept to multilevel converters with addition of an
output flux / current ripple model. The model is composed by four logical
blocks: (i) an analytical model that determines the reference modulation index
and fundamental output current, (ii) a modulation block based on the single-
carrier PD-PWM, (iii) an output flux ripple model and (iv) a virtual converter
model.
converter is shown in Fig. 2. This model is used for the
theoretical developments in the paper. The influence of the
other phases is entirely captured through the common mode
voltage vCM, which plays a crucial role. Note that under
the assumption of constant intermediate voltages the output
flux / current is independent from the converter’s topology,
for identical number of phases, levels and output switching
frequency.
II. EXTENDED VSM METHOD FOR MULTILEVEL
CONVERTERS
The extended VSM method for conventional multilevel
converters, with addition of an output flux / current ripple
model, is shown in Fig. 3.
A. Reference calculation
The converter reference signal is defined as:
m?conv,i(t) =M cos
(
ωoutt+
(i− 1)2pi
nph
)
︸ ︷︷ ︸
m?conv fund,i
+mCM(t), (1)
where M = 2vˆconv
/
VDC, ωout = 2pifout and i ∈
{1, . . . , nph}. M ∈ [0, 1] without extended DC bus utiliza-
tion, or M ∈ [0, 1/ cos(pi/2nph)] when the common mode
signal mCM(t) is used to extend the linear modulation range
[5]. The common mode signal is generated either by (i) nph-th
harmonic injection, (ii) min/max or (iii) generalized flat-topped
modulation (extension for multi-phase systems of the proposal
in [6]). Details about this are presented in Appendix A.
A reference change is performed to constrain m?conv,i in
[0, 1]: m?′conv = (1 + m
?
conv)
/
2. The average fundamental
(noted as 〈.〉) output current is determined by complex cal-
culation (the resistance R is ignored in the paper):
〈iout〉 =
〈vconv〉 − vout
ωoutL
, (2)
where
〈vconv〉 =M
VDC
2
ejωoutt, vout = k
VDC
2
ej(ωoutt+φout). (3)
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Figure 4: Reference / carrier intersection process for (a) symmetrical sampling
with modulation index resampling at Tsw/2 and (b) asymmetrical sampling.
is the carrier signal, the sampled single-carrier modulation index
m′?conv,i[k], the computed reference / carrier intersection and the
resulting phase switching pattern. The circles / marks indicate the respective
times and values of the various signals that are stored for further computations.
The magnitude and phase of the output current are extracted
from (2).
B. PD-PWM model
The reference signals are sampled at t[k] = kTs, with
Ts = Tsw = 1
/
pfout for symmetrical sampling or Ts = Tsw/2
for asymmetrical sampling. The phase correction of Ts/2
is implemented [7]. Note that this is an approximation that
assumes a linear evolution of m?′conv,i(t) over a sampling
interval [kTs, (k + 1)Ts]. However, the lower the switching
frequency the less valid this approximation is. Some adap-
tations have to be introduced in order to compensate for
these imprecisions. More details are presented in Appendix B.
In case of symmetrical sampling, the reference has to be
resampled with Ts/2 by duplicating the values, as shown in
Fig. 4(a), in order to determine the switching time (or angle)
every half carrier period, that corresponds to either a switch-on
or a switch-off. This means there is no real complexity increase
for asymmetrical over symmetrical sampling. For each half
carrier period, the switching time (or angle) is obtained by
solving an affine problem in each phase:
m?′conv,i[k] = a[k]θi + b[k] (4)
for θi, where the slope and the offset of the carrier signal are
given by:
a[k] =
(−1)k+1
2pfout
, b[k] =
(−1)k(2k + 1) + 1
2
. (5)
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Figure 5: Flux ripple model illustration. (a) Nlvl = 2, p = 30, M = 0.85, k = 0.75, φ = pi/10, nph = 3 and asymmetrical sampling, in the phase a,
without grid ( ) and with grid ( ). The output flux ripple values are perfectly matching at the switching instants ( vs. marks), confirming the
output flux ripple is only determined by m?′conv. (b) Nlvl = 3, p = 10, M = 0.95 and asymmetrical sampling, in the phase b with marks for switching
events in vCM and marks for switching events in the phase b. The initial value correction is derived from the sine curve fitting (the parameter C), as
explained in Appendix B. Observe that the output flux ripple envelope doesn’t capture the complete set of phase switching instants.
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Figure 6: Results for Nlvl = 2, p = 15, M = 0.95, nph = 3, asymmetrical sampling and min/max common mode injection: (a) PLECS model and (b)
proposed method. marks indicate the reference / carrier intersections, while marks correspond to the instants where the respective phase is switching.
In order to account for multilevel waveforms, the single-carrier
PWM presented in [8], implying the sampling of:
m?′conv,mod,i[k] = (Nlvl − 1)(
m?′conv,i[k]−
floor(m?′conv,i[k](Nlvl − 1))
Nlvl − 1
)
, (6)
rather than m?′conv,i[k], is combined with a function cbc that
retrieves the carrier band changes:
cbci[k] =
floor(m?′conv,i[k](Nlvl − 1))
Nlvl − 1 , (7)
enabling multiple consecutive switch-on or switch-off by sum-
mation with the two-level switching waveform. This means the
reference / carrier intersection complexity is independent from
the number of levels. This block provides two (vector) outputs:
(i) the switching times t and (ii) the switch position sp.
C. Flux ripple model
The inductor flux is the image of the output current (ψL,i =
Liout,i). It corresponds to the time integral of the inductor
voltage vL,i = vconv,i − (vout,i + vCM). However, as the
primary interest is to obtain an inductor flux ripple model,
it is enough to integrate only v′L,i = vconv,i − vCM. As v′L
is piecewise constant, this task is trivial and computationally
inexpensive. The time step is not constant, but is defined
by the difference between two consecutive switching times.
A fundamental component different from 〈iout,i〉 has to be
subtracted to the integral, but the ripple content is preserved.
This means the ripple waveform, hence the switched current,
only depends on m?′conv,mod,i and not on the output voltage
(cf. Fig. 5(a)). For all subsequent results, unless specified,
k = 0. It could be foreseen to compute and store the
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Figure 7: Normal distribution of the output flux difference at the phase
switching instants. ψ′L,diff = ψ
′
L,MATLAB − ψ′L,PLECS, µ = 3.6608e−16
and σ = 2.5876e−14.
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Figure 8: Results in αβ plane for Nlvl = 2, p = 15, M = 0.95, nph = 3,
asymmetrical sampling and min/max common mode voltage injection: (a)
output flux (with 〈ψ′L,αβ〉 in ) and (b) output flux ripple trajectory.
values of ∆ψL,i for a set of M values and use that look-
up table during analysis. Notably, while vconv,i is a piecewise
constant waveform, implying ψconv,i to be piecewise linear,
the instantaneous value of ∆ψL,i will not be piecewise linear,
as 〈ψconv,i〉 is a sinusoid. The process is illustrated in Fig. 5(b).
In addition, it is manifest from Fig. 5(a) that the envelope fails
at capturing the switched current.
III. SIMULATION RESULTS
The extended VSM method will be demonstrated in three
steps: (i) benchmarking of the method against a PLECS
switched model for a two-level three-phase converter in order
to demonstrate the accuracy of the output flux obtained with
the flux ripple model, (ii) demonstration of the method for
one multi-level and -phase case and (iii) comparison of the
semiconductor losses obtained with the extended VSM against
both the original VSM proposal [1] and a detailed PLECS
switched model.
A. Two-level three-phase case
First the simple two-level three-phase case is discussed. In
Fig. 6, the result of the PD-PWM block is presented and com-
pared with a PLECS model1 with exactly the same parameters.
The statistical distribution of the difference in the switched
output flux in all phases between the proposed method and
PLECS is shown in Fig. 7. A similar result is obtained when
comparing the switching times in the common mode voltage.
The accuracy of the proposed method is demonstrated. The
flux and flux ripple trajectories in αβ plane are shown in
Fig. 8. Note that, as k = 0, the converter and inductor flux
1PLECS solver configuration: variable time-step, DOPRI, maximum time
step 0.01 s and relative tolerance 1e−8.
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Figure 9: Results for Nlvl = 3, p = 30, M = 0.95, nph = 5, asymmetrical
sampling and flat-top common mode injection. In the phase carrier / reference
intersection plots, is cbc. marks correspond to the instants where
the respective phase is switching.
are identical (ψ′L,αβ = ψconv,αβ), with the common mode
component normal to the αβ plane (not shown).
B. Three-level five-phase case
A three-level five-phase converter with flat-top common
mode injection is taken to demonstrate the flux ripple method
for multi-level and -phase applications. The results are sum-
marized in Fig. 9. To capture the multilevel switching pattern,
the single-phase carrier in combination with the carrier band
change is used. The reference signal m?′conv,i is replaced with
the previously defined m?′conv,mod,i. As Nlvl = 3, there will
be one “folding” of the modulation index waveforms and
only two transitions per period in the carrier band change
waveforms cbci. The final multilevel switching pattern is
reconstructed in each phase by the summation of the two-
TABLE I: Five-level diode clamped converter parameters
Variable Vdc Vl−l fout p Lout 6 iout
Value 10 kV 6.6 kV 20Hz 30 10mH pi/2
phase c
phase b
phase a
sp
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−100
0
100
Time [s]
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Figure 10: Waveforms obtained from the extended VSM method for a three-
phase five-level diode clamped converter with the parameters of Table I and
third harmonic common-mode injection. marks indicate turn-ON events,
while marks indicate turn-OFF events. As an indication, the output current
THD is 8.42%.
level switching pattern with the single-carrier and the carrier
band change signal.
C. Semiconductor losses for a five-level three-phase diode
clamped converter
The losses obtained with the extended VSM method are
compared against both the original VSM method and a
switched PLECS model.
First of all, the switching pattern and output current wave-
forms are obtained for the parameters in Table I. They are
shown in Fig. 10. The output current magnitude / output
inductance value / pulse number are intentionally low in
order to emphasize the output current ripple. While this step
is common for all converter topologies that share the same
number of phases, levels and output switching frequency, the
following required step towards semiconductor loss calculation
is topology specific, as the device waveforms (both current and
voltage) have to be reconstructed from the switching pattern
and output current waveforms.
A three-phase five-level diode clamped converter has been
selected as example (cf. Fig. 11). Depending on the switch
position sp and the output current polarity, the devices in
conduction can be identified for the topology. This is sum-
marized in Table II. The result of the application of Table II
to the waveforms of Fig. 10 is shown in Fig. 12. Note
that the device voltage waveforms are relevant in order to
determine the zero voltage switching conditions for the diodes.
This completely defines the set of data for the calculation
of the conduction losses. Regarding the switching losses, a
state transition diagram is established in Fig. 13. As there is
no redundant switching combination, no additional decision
algorithm is required. The semiconductor device is ABB
SNG0150P45030 [10], with a junction temperature of 125 ◦C.
The clamping diodes (D9..14) have the same characteristics as
the anti-parallel diodes in the half-bridge IGBT module.
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Figure 11: Three-phase five-level diode clamped converter. In reality, if similar
semiconductor blocking voltages are used, D12 and D11 are made with three
series-connected diodes, while D10 and D13 with two. Each voltage level is
assumed to be maintained close to the ideal VDC/4 thanks to some balancing
circuit [9]. Necessary static and dynamic snubbers for series-connected diodes
are not discussed and outside the scope of the paper.
TABLE II: Switch combinations & active devices for one phase-leg of a five-
level three-phase diode clamped converter. The switch position is defined as
spi =
∑
j sj,i − (Nlvl − 1)/2 for odd Nlvl.
Switch position Active devices
s1,i s2,i s3,i s4,i spi iout,i ≥ 0 iout,i < 0
1 1 1 1 2 T1..4 D1..4
0 1 1 1 1 D9, T2..4 D12, T5
0 0 1 1 0 D10, T3..4 D13, T5..6
0 0 0 1 -1 D11, T4 D14, T5..7
0 0 0 0 -2 D5..8 T5..8
As the pulse number is an even multiple of 3, the switching
pattern is phase-shifted by ±2pi/3 from phase a to the phases
b and c. Hence, the semiconductor losses share the same
distribution in all three phases. For this reason, only the
semiconductor losses in phase a will be presented as results.
The semiconductor losses for the original VSM method and
the extended VSM are reported in Figs. 14 and 15, respec-
tively. The relative error is defined with losses from PLECS
as reference:
ε =
x− xPLECS
xPLECS
· 100 [%] (8)
In the first comparison (Fig. 16), as the original VSM method
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Figure 12: Devices current and voltage reconstruction in phase a, following
Table II. Switchings only occur when the reference is within the carrier band
that correspond to a given pair of switches, as there is no redundant switching
combination.
012 −1 −2
T1 OFF,
D9 ON
T1 ON,
D9 OFF
T2 OFF,
D9 OFF,
D10 ON
T2 ON,
D9 ON,
D10 OFF
T3 OFF,
D10 OFF,
D11 ON
T3 ON,
D10 ON,
D11 OFF
T4 OFF,
D11 OFF,
D5..8 ON
T4 ON,
D11 ON,
D5..8 OFF(a)
012 −1 −2
D1..4 OFF,
T5 ON,
D12 ON
D1..4 ON,
T5 OFF,
D12 OFF
D12 OFF,
T6 ON,
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T6 OFF,
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D13 OFF,
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D14 OFF
D14 OFF,
T8 ON
D14 ON,
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(b)
Figure 13: State transitions for one phase-leg of a five-level diode clamped
converter: (a) iout ≥ 0 and (b) iout < 0. As there is no state redundancy,
the switching combination [s1, s2, s3, s4] can be replaced by the switch
position sp without loss of information.
only considers a purely sinusoidal output current at fundamen-
tal frequency, large errors are observed. This confirms that the
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Figure 14: Semiconductor losses in phase a obtained with the original VSM
method for: (a) IGBTs and (b) diodes.
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Figure 15: Semiconductor losses in phase a obtained with the extended VSM
method for: (a) IGBTs and (b) diodes.
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Figure 16: Semiconductor losses relative errors between the original VSM
method applied to conventional multi-level converters and the PLECS
switched model in phase a for: (a) IGBTs and (b) diodes.
original VSM method is not suited for conventional multi-level
converters operated at low switching frequencies. In the second
mCM,mm(t) = −M
cos
(
mod(2pifoutt− pinph , 2pinph )− pinph
)
+ cos
(
mod(2pifoutt,
2pi
nph
) +
(nph−1)pi
nph
)
2
(10a)
mCM,ft(t) = −Msgn
(
mod
(
2pifoutt− pi2nph , 2pinph
)
− pinph
) [
cos
(
mod
(
2pifoutt− pi2nph , pinph
)
− pi2nph
)
− cos
(
pi
2nph
)]
(10b)
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Figure 17: Semiconductor losses relative errors between the extended VSM
method and the PLECS switched model in phase a for: (a) IGBTs and (b)
diodes.
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Figure 18: Output current trajectory in αβ plane, with the trajectory
from the PLECS switched model and marks from the extended VSM method
at the switching instants.
comparison (Fig. 17), the relative errors come from different
loss scalings and interpolation methods, as the output current
difference is smaller than 1mA (cf. Fig. 18). This definitively
confirms the relevance and accuracy of the extended VSM
method.
IV. CONCLUSION
The VSM method extended with an output flux ripple model
has been successfully applied to conventional multi-level and
-phase converters with low output current waveform quality. In
particular, the key role of the common mode voltage has been
stressed. This is what makes the multi-phase analysis more
complicated that the single-phase one. In multiphase systems,
the switching events occurring in any phase affect the output
current in every phase. Unlike the output current envelope
expressions, the extended VSM method is able to capture the
exact switched output current. This is of high relevance in
the converter design phase for semiconductor loss calculation,
as it has been shown through detailed loss comparisons. The
generalization to multilevel converters is of low complexity
thanks to the single-carrier method, while the extension to
multiphase ones is straightforward. The very good matching
with the PLECS switched models has validated the proposed
method at a conceptual level. Finally, the comparison with the
original VSM, where the output current quality assumption
was far from being verified, has backed the improvement
offered by the extended VSM method with the capture of the
exact output flux / current ripple.
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APPENDIX A
COMMON MODE INJECTION EXPRESSIONS FOR
MULTI-PHASE SYSTEMS
The expressions for each common mode injection method
are, respectively:
mCM,nph−th = −M
sin
(
pi
/
(2nph)
)
nph
cos(2pinphfoutt) (9a)
mCM,mm = −min{m
?
conv fund}+max{m?conv fund}
2
(9b)
mCM,ft = −
nph∑
i=1
max
{
min
{
m?conv fund,i,
M cos
(
pi
/
(2nph)
)}
,−M cos(pi/(2nph))}
(9c)
wherem?conv fund = [m
?
conv fund,1, . . . , m
?
conv fund,nph
]. In any
case, only odd harmonics multiple of nph are used. While
the expressions for the min/max and flat-top common mode
injection methods are suitable for real-time implementation,
they are not for analytical studies, as it is the case in this paper
for the definition of m?conv,i(t) (cf. Fig. 3). This is the reason
why replacement expressions that avoid min{.} and max{.}
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Figure 19: Common mode injection methods illustrated for nph = 5 and
M = 1/ cos(pi/10): (a) phase reference signals for each common mode
injection method with the common mode signal in black and the fundamental
in dashed lines and (b) relative harmonic distributions of mCM(t) (scaled by
M ).
are presented in (10). An example of the resulting waveforms
and harmonic distributions for nph = 5 is presented in Fig. 19.
The flat-top common mode injection method has the advantage
of featuring the lowest peak common mode signal amplitude.
APPENDIX B
HALF SAMPLING TIME PHASE-SHIFT ASSUMPTION
CORRECTION
As mentioned, the phase-shifting of the reference signal
by Ts/2 before sampling is an approximation, valid only if
m?conv,i is linear over a sampling interval [kTs, (k+1)Ts]. As a
result, the obtained fundamental magnitude component differs
slightly from the analytical one expected. This means the flux
ripple will not be equal to zero at the reference sampling
instants, if the ideal analytical one is substracted from it. This
is particularly visible for the flux ripple trajectory in αβ plane.
Fig. 20 compares the obtained flux ripple trajectories without
and with compensation. In Matlab, a sine curve fitting (of the
form A sin(2pifoutt+B) + C) at the sampling instants (i.e.
when the flux ripple has to be zero by construction) on nph−1
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Figure 20: Sampling correction for Nlvl = 2, p = 15, M = 0.95, nph =
3, symmetrical sampling and min/max common mode voltage injection: (a)
without correction and (b) with correction factor (A/M = 0.9853).
phases is performed, so that the (small) amplitude difference
can be compensated and the initial value properly corrected. In
the PLECS switched model simulations, the inductor currents
are initialized to the values used for the initial correction in
the extended VSM method, i.e. the parameter C.
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